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Abstract—A methodology to quantify the impact of SEEs on
complex digital devices has been developed. This methodology is
based on the SEE State-Transition Model and was validated by ra-
diation testing of a complex digital device.
Index Terms—Fault modeling, fault propagation, radiation ef-
fects, single-event effects, single-event transients, single-event up-
sets, transient propagation.
I. INTRODUCTION
THE prediction of the performance of an advanced digitaldevice in a radiation environment can be a complex and
difficult task. The long development times and high costs of
systems for space applications make accurate component per-
formance prediction exceedingly important. In an attempt to im-
prove this process, the authors have undertaken to develop tools
and techniques that will improve our ability to predict the per-
formance of complex digital circuits in the presence of radiation.
In particular, this paper describes a technique for modeling the
impact of single-event effects (SEEs) to predict the tolerance of
a device without exhaustive testing.
In a simple circuit (a single memory cell, for example), the
probability of a single-event upset (SEU) occurring is the like-
lihood that an ionized particle, capable of transferring enough
energy to cause an upset, strikes the sensitive region of the cir-
cuit. Predicting SEU performance is a matter of understanding
the sensitivity of the process and predicting the particle flux.
In a complex device, the performance is more difficult to pre-
dict. The SEE performance is a function of both the probability
that an ionized particle strikes the sensitive region of the cir-
cuit and the probability that the resulting single event transient
(SET) or SEU propagates in such a way that it causes an error
to the external system. (Think of an upset in a register in the
CPU of a microprocessor. If the processor overwrites the error
before the register is read, the upset will not propagate. If, how-
ever, the particular program currently running in the processor
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reads the register, the SEU will propagate in the microprocessor
and may cause an error to the external system.) This paper de-
scribes a methodology to quantify the likelihood that an SET
or SEU occurs in a complex digital device and causes an error
to the external system. This methodology is based on the SEE
State-Transition Model [1]. Using this model, the SEE tolerance
of a complex digital device was predicted. Laser and heavy-ion
testing were then performed on the device to validate the model.
II. METHODOLOGY DEVELOPMENT
A. SEE State-Transition Model
The purpose of the SEE State-Transition Model is to repre-
sent the current fault condition of a complex device with one
of five possible fault states. Fig. 1 is a diagram of the model.
State S1 (No SETs or SEUs) is the normal or error-free state.
From there, an ion strike will cause the system to transition to
one of three states. If the strike occurs on a logic gate, with
transitional probability , the state becomes S2 [Logic Gate
Transient(s)]. If the strike occurs on a memory cell and changes
the contents of that cell, the next state becomes S3 (SEU). This
occurs with transitional probability . If the strike occurs on
an output driver, with transitional probability , the state be-
comes S4 (Output Driver Transient). From S2, the transient can
be latched into a memory element (S3), occurring with transi-
tional probability . It can also propagate to an output driver
(S4) with transitional probability , or the SET may stop prop-
agating without being latched or propagating to the output, and
the state returns to S1, with transitional probability . From
S3, the SEU may propagate to the output and cause an error to
the external system (S5: Failure) with transitional probability
, it may be overwritten (S1) with transitional probability ,
or it may stay in the memory element (S3). From S4, the SET
may cause an error to the external system (S5) with transitional
probability . If it does not cause an error, the state returns to
S1, with transitional probability .
Estimation of the SEE tolerance involves calculating the tran-
sitional probabilities of the complex digital device. The pre-
dicted overall tolerance of the device is then determined by com-
bining the transitional probabilities to account for all the pos-
sible paths from S1 to S5. Table I shows the modeling that is
required to determine the transitional probabilities. The transi-
tional probabilities are grouped as follows: are SEE gener-
ation probabilities, the transitional probabilities return the
0018-9499/03$17.00 © 2003 IEEE
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Fig. 1. SEE State-Transition diagram.
TABLE I
MODELING AREAS
state back to S1, are SET propagation probabilities, and
are transitional probabilities to the failure state, S5.
B. SEE Generation Modeling
The objective of SEE generation modeling is to determine
how the radiation environment affects the electrical characteris-
tics of the device. For (SEU generation on memory element),
it is necessary to determine the probability of an incident ion
depositing enough energy to cause the contents of the memory
element to change. For the SET generation transitional proba-
bilities, and , it is necessary to determine the probability
that an incident ion will result in an SET pulse with amplitude
equal to and pulsewidth equal to .
Each of these transitional probabilities has probabilistic and
deterministic components. The probability that an ion will strike
the sensitive volume of a transistor is a function of both energy
spectrum of the environment and the effective cross-section of
this volume. The energy spectrum is the probabilistic compo-
nent and is orbit-specific. It is often specified in terms of particle
fluence as a function of linear energy transfer (LET). The deter-
ministic components of the transitional probabilities are the ef-
fective cross-section of the device and the resulting electrical re-
sponse of the device to the ion strike. The SEE generation mod-
eling provides an estimate of these deterministic components.
The effective cross-section of a MOSFET in the device is
modeled using the following [2]:
where and are the physical length and width of the drain
of the MOSFET, respectively, and the depletion width, , is
given by [3]
where is the permittivity of silicon, is the contact potential,
is the applied potential, is the charge of an electron, is
the acceptor concentration, is the donor concentration.
To model the electrical result of the ion strike, a charge injec-
tion circuit is used in SPICE. The charge injection circuit simu-
lates the charge collection described in the following [4], [5]:
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Fig. 2. SET injection circuit.
where is the average mobility of the carriers in Si, is the
number of electron-hole pairs generated per unit length,
is voltage of injection node, is the substrate voltage,
is the funnel length, is the collection time constant for the
junction, and is the time constant for initially establishing
the ion track.
Fig. 2 shows the SPICE circuit used to implement charge
injection onto the drain of an NFET. The independent voltage
source in Fig. 2(a) provides the double-exponential term de-
scribing the carrier densities for the voltage-dependent current
source, G3. This voltage-dependent current source, shown in
Fig. 2(c), is set equal to the product of a constant , the double-
exponential pulse from Fig. 2(a), and the SEU_Node voltage
( for an NFET injection). is constant for a single
simulation run. It represents the product of . Ions with
different LETs are injected from one run to the next by changing
.
After the injection circuit described above has been used to
simulate the SET, the charge collected on the 1 F capacitor
(shown in Fig. 2(b)) must be converted to LET in units of
. This is accomplished by dividing the total charge col-
lected by the product of the funnel length, , and 10.35
(which is equivalent to 1 in Si [6]).
C. SET Analog Propagation Modeling
The purpose of analog propagation modeling is to determine
what happens to the amplitude and pulsewidth of an SET as
it propagates through a sensitized combinational logic path. A
sensitized combinational logic path is defined as a path in which
the propagation of the SET is not blocked by the other inputs to
the logic in the path. For example, if an SET has propagated to
input A of a 2-input AND gate, and input B is a logic “1,” the
logic path is sensitized. If input “B” had been a logic “0,” the
SET could not have passed through regardless of its amplitude
and pulsewidth because the logic path was blocked (input B
forces the output to logic “0”).
To model analog propagation, an SET is injected into a cas-
cade of logic gates in a SPICE simulation. The pulsewidth and
amplitude are recorded as it propagates. From these values, a
gate attenuation factor is determined in terms of pulsewidth and
amplitude. This is similar to determining the transfer function
of each gate as described in [7]. If the pulsewidth and ampli-
tude are large enough, the attenuation will be negligible [8]. The
minimum pulsewidth and amplitude that will propagate through
a logic gate without attenuation is the propagation threshold [1],
[9]. This threshold is determined for each logic gate. If the am-
plitude and pulsewidth of the SET is at or above the propagation
threshold for the logic gate, the attenuation factor is set to 1 (i.e.,
no attenuation).
D. SET Logic Propagation Modeling
The objective of SET logic propagation modeling is to deter-
mine the probability that a sensitized combinational logic path,
or “critical pipe” [10], [11], exists from the point of the SET
generation to the input of the memory element. This probability
is denoted as .
The approach used to model this probability is a simplified
version of the approach described in [12]. Logic is divided into
two types: control logic and datapath logic. Control logic refers
to logic that steers the flow of data through the possible datap-
aths. An example of control logic is a multiplexer that steers the
flow of data from the output of the register file to the input of
the arithmetic logic unit (ALU). Datapath logic is used in com-
putations, but does not steer the flow of the data. An example is
an OR gate used to create a fast adder in the ALU.
For control logic, the probability of logic propagation is as-
signed based on the how the datapath is steered. This is based on
the functional mode of the system. For datapath logic, a random
input is assumed. For example, for a 4-input AND gate, the prob-
ability that a transient will propagate through input “A” is 1/8.
This is the likelihood that the other three inputs (B, C, and D)
are equal to a logic “1.”
E. SET Clock Edge Effects Modeling
The objective of SET clock-edge effects modeling is to deter-
mine the probability that a transient pulse with
and will be latched into the memory ele-
ment, or . The modeling focuses on determining
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the temporal relationship between the transient’s arrival at
the memory element and the edge of the control signal that
latches it. This involves determining the window of vulnera-
bility, or latching window described in [13], [14]. In previous
approaches, determination of this temporal relationship is
accomplished using a statistical model of the sample and
hold characteristics of the memory element [15], [16], or by
modeling transient pulse as a logic pulse in the digital domain
[17]. By using SPICE, the modeling approach described stays
in the analog domain and accounts for the effect of the ampli-
tude and shape of the transient pulse. The transient is injected
one logic cell away from the input of the memory element at
various times. Varying the amount of charge deposited controls
the amplitude and pulsewidth of the transient. This approach
maintains the appropriate transient pulse shape going into the
memory element.
The first step of clock edge effects modeling is to determine
the latching window. For a specific pulsewidth and amplitude
of the transient pulse, this is accomplished by varying the ar-
rival time of the SET to determine the maximum-setup time,
, and the minimum-setup time, , for this partic-
ular pulse. The maximum setup time for a given amplitude and
pulsewidth SET is the maximum time the SET can arrive prior
to the active edge of the clock signal and still be successfully
latched. Similarly, the minimum setup time for a given ampli-
tude and pulsewidth SET is the minimum time the SET can ar-
rive prior to the active edge of the clock signal and still be suc-
cessfully latched. The latching window is then determined using
the following [1]:
The second step is to account for the clock frequency. Be-
cause the SET can only be latched once per clock cycle, the
probability that the SET is latched is given by [1]
F. SEU Propagation Modeling
The purpose of SEU propagation modeling is to determine the
probability that an SEU will propagate to the output and cause
an output error. This addresses the transitional probability on
the SET State-Transition Model. This transitional probability is
very dependent on the functional mode of the digital device. A
key aspect of SEU propagation modeling is the ability to express
as a mode-conditional probability. There have been two pri-
mary approaches to SEU Propagation Modeling. The first ap-
proach focuses on breaking the device into functional blocks
(e.g., register file, ALU), and determining the cross-sections and
duty cycles of these blocks through testing and analysis. The
duty cycle and cross-sections are then multiplied to determine
the overall device cross-section [18]–[20]. The second approach
focuses on simulations using hardware-description languages,
such as VHDL. A fault is injected in a hardware description of
the device. The effect of this fault on the device operation is de-
termined during the simulation [15], [16], [21]–[23].
The SEU propagation modeling combines aspects of both ap-
proaches above. It uses a combination of register-usage anal-
ysis (similar to the duty cycle approach) and VHDL simulation.
Register-usage analysis is used to reduce the complex digital
device to a reasonable number of functional modes. For each
possible mode, the registers that are necessary for proper execu-
tion within that mode are determined. These registers form the
mode-dependent cross-section. For a processor, the complexity
reduction is accomplished by considering each assembly lan-
guage instruction as a unique mode. These instructions specify
which registers within the functional blocks of the processor
are being used. These instructions can be further broken down
into the pipeline stages. For each pipeline stage of each instruc-
tion, the number of registers that must not be in error for proper
instruction execution is determined. If a register is used, the
number of clock cycles since it was last written is recorded. This
provides a conditional probability of SEU propagation for each
pipeline stage of each instruction.
In some cases, it is not apparent which bits of a register in
a functional block add to the mode-dependent cross-section. In
this case, fault injection in a VHDL simulation is used to provide
additional insight. This is accomplished by injecting an error
into each possible bit in the functional block and recording the
resulting output errors. These results are then included in the
higher level register-usage analysis.
III. METHODOLOGY VERIFICATION
To verify this methodology, the SEE tolerance of a candi-
date complex digital device was determined. This device was
the KDLX microprocessor, a 16-bit version of the processor
described in [24]. It was fabricated through the MOSIS pro-
totyping service, using the Agilent (formerly Hewlett-Packard)
0.5 CMOS process and the Tanner Tools Pro SCMOS Stan-
dard Cell Library. By using he MOSIS fabrication service to-
gether with the Tanner Tools Pro Library, the following data on
the design are available: parametric test results from the foundry
run, a SPICE transistor-level description of the entire design,
and a VHDL description of the processor.
A. SEE Generation Modeling Results
The purpose of the SEE generation modeling is to calcu-
late the deterministic components of the transitional probabil-
ities , , and (cross-section and electrical response). The
cross-section component for each of these transitional probabil-
ities is estimated using the equations described in Section II-B.
For (SEU on memory element), the only memory
element in the KDLX design is the D-Flip-Flop-with-asyn-
chronous-clear (DFFC) standard cell. Modeling the electric
response component for requires four input cases to be
simulated: , ; , ;
, ; , . The ClB (active low
asynchronous clear) input is set to logic “1” to simulate normal
operation. For each input case, the sensitive transistors are
determined. For each sensitive transistor, several transients are
injected using the injection circuit. The amount of charge de-
posited from the transients is varied until the minimum charge
necessary to cause an SEU has been determined. This minimum
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Fig. 3. D-flip-flop cross-section versus LET.
charge is converted to an LET value using an .
This value was derived from the simulation results in [25], for
the simulation case with similar doping levels as the KDLX.
Fig. 3 shows the cross-section versus LET curve for a single
DFFC standard cell.
To determine the electrical response component of (SET
on a logic gate), the injection circuit is used to inject an SET
into the sensitive regions of each of the standard logic cells. The
charge injected is converted to LET, and the output pulsewidth
and amplitude are recorded. Fig. 4 shows this resulting voltage
for various LETs for the injected pulse. This figure shows that
an LET of approximately 13.89 is necessary
for the SET to make the full voltage swing. As the LET is in-
creased beyond 13.89 , the pulsewidth of the
SET increases.
To determine the electrical response component of (SET
on output driver), the simulation is similar to modeling the in-
verter for , except the output driver is connected to an output
pad plus an 8 pF capacitor. The 8 pF capacitor is the input ca-
pacitance of a Xilinx XCV300 field programmable gate array
(FPGA) [26], which is the device connected to the KDLX in
the test system. The results of this modeling indicate that an
ion incident upon the PFET requires an LET greater than 347
to result in a transient with an amplitude greater
than 1.13 V. Similarly, an ion incident upon the NFET requires
an LET greater 343 to cause a transient with an
amplitude greater than 1.27 V. The largest linear energy transfer
in silicon from a heavy ion is [27]. Since
, can be set to 0, and the output drivers of the
KDLX are modeled as not susceptible to SETs.
B. SET Analog Propagation Modeling Results
SET analog propagation modeling is necessary to determine
if an SET has enough energy to propagate to the input and be
latched into a memory element. Fig. 5(a) shows a transient is
attenuated significantly as it passes through each inverter: the
amplitude is less than 100 mV after it has propagated through
four inverters. Fig. 5(b) shows the propagation of a transient that
is larger in amplitude and pulsewidth, but is not large enough
to propagate without attenuation. In contrast, Fig. 5(c) shows
the propagation of a transient that does not attenuate at all as it
Fig. 4. SET pulse shape versus LET.
propagates. The propagation threshold occurs at a point between
the size of the transients in Fig. 5(b) and (c).
To determine this threshold, the simulation is run with
multiple SETs injected into the circuit. The amplitude and
pulsewidth are measured at each node. Table II shows the
results of these simulations. The propagation threshold for a
0–1-0 SET pulse is approximately an amplitude of 3 V and a
pulsewidth of 400 picoseconds. The propagation threshold for
at 1–0-1 SET pulse is an amplitude of 3.3 V and a pulsewidth
of 460 picoseconds.
C. SET Logic Propagation Modeling Results
SET logic propagation modeling determines the probability
that an SET will propagate through the logic gate, given that
the amplitude and pulsewidth are large enough for analog prop-
agation. Table III shows the probability of logic propagation
for each of the standard-cell logic gates used in the KDLX de-
sign. For multiple-input logic gates that are not instruction-de-
pendent, the inputs are modeled as random. For the Mux2, the
probability is modeled as being instruction-dependent. This is
because the Mux2 is used throughout the KDLX to direct the
data path as a function of the instruction, whereas the other mul-
tiple logic gates have inputs that are not direct functions of the
instruction. This is critical because it causes to be instruc-
tion-dependent (if there is a Mux2 in the datapath). Addition-
ally, the gates that are used in the decoding logic of the pipeline
are modeled as instruction-dependent.




Fig. 5. (a) Transient propagation with significant attenuation. (b) Transient propagation below propagation threshold. (c) Transient propagation above propagation
threshold.
TABLE II
ANALOG PROPAGATION MODELING RESULTS
D. Clock-Edge Effects Modeling Results
Clock-edge effects modeling determines the probability that
an SET will be latched into a memory element ( ). It is a
function of the latching window and the clock period. Table IV
shows the latching window as a function of the SET amplitude
and pulsewidth. If the SET pulse arrives during the latching
window and has sufficient energy, it will be latched. Because
of the relationship between this probability and the clock fre-
quency, is listed in units of 1/MHz and also as a proba-
bility at two specified clock frequencies: 625 KHz and 5 MHz.
Table V shows a comparison between the latching threshold
and the propagation threshold. The table shows that the latching
threshold is indeed larger than the propagation threshold. A
close look at an SET propagating within the flip-flop shows
the reason the latching threshold is higher than the propagation
threshold. Figs. 6 and 7 show the voltage of the SET pulse at
the input of the D-flip-flop, and at Node 4_1, which is the node
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TABLE III
PROBABILITY OF LOGIC PROPAGATION
TABLE IV
CLOCK-EDGE EFFECTS MODELING RESULTS
TABLE V
PROPAGATION AND LATCHING THRESHOLDS
after the input pass-gate of the flip-flop. Fig. 6 shows the volt-
ages for an SET that is slightly above threshold. Fig. 7 shows
the voltages for an SET that is slightly below threshold. In both
cases, the SET arrives at the DATA input. The transient is at-
tenuated as it passes to Node 4_1. This is because the on-resis-
tance of the pass-gate coupled with the capacitance at Node 4_1
form a low-pass filter that removes the high frequency compo-
nents of the transients. Transients with wider pulsewidths have
more energy at lower frequencies and more energy is passed
through the low-pass filter. In Fig. 6, the transient has enough
energy after this attenuation to keep the voltage at Node 4_1 at
logic “0” when the rising edge of the clock occurs, which re-
sults in the SET being latched. In Fig. 7, the transient is able
to pass some energy to Node 4_1. However, not enough energy
is passed through for the voltage at Node 4_1 to be latched in.
Thus, the smaller transient is not latched.
Because the latching threshold is greater than the propaga-
tion threshold, the latching threshold defines the minimum am-
plitude and pulsewidth for an SET in logic to be latched and
become an SEU. This simplifies the determination of , be-
cause if the SET meets the latching threshold requirements, the
probability of analog propagation is equal to one. If an SET does
not meet the latching threshold requirements, is set to zero
because it will not be latched.
E. Determining the Transitional Probability
In the SET State-Transition Model, is the probability that
an SET will propagate from the sensitive region of a logic gate
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Fig. 6. SET above latching threshold.
Fig. 7. SET below latching threshold.
where generation occurred to the input of the memory element
and be latched in. Thus, is the product of the
, and can be multiplied by the cross-section
of the logic gate to give the effective cross-section [1]
The total effective cross-section of a logic path is the sum of
the effective cross-sections of each of the sensitive regions in
the logic path. For a logic path with sensitive regions [1]
Fig. 8 shows the logic path from the output of registers A and
B in the register file to the input of the ALU register for the AND
instruction. The importance of modeling the logic propagation
of the Mux2 is apparent in this figure. The sensitive regions are
determined by the datapath steered by the Mux2s, which are
controlled by the instruction being executed. Table VI shows
and the effective cross-section evaluated at each logic block in
the path.
F. SEU Propagation Modeling Results
The SEU propagation modeling uses a combination of in-
struction-based register-usage analysis and VHDL modeling to
determine which internal registers are necessary for the proper
execution of an instruction. Proper execution is defined as fol-
lows: for each pipeline stage, if all internal registers and ex-
ternal signals that are affected by the instruction are correct at
the end of that stage, then proper execution of that stage has oc-
curred. For example, in the register add instruction (ADD Rd,
Rs1, Rs2), the contents of source register 1, Rs1, is added to
source register 2, Rs2, and stored in the destination register, Rd.
Table VII shows the critical registers for each pipeline stage for
this instruction. This analysis is performed for all instructions
of the KDLX instruction set.
G. System-Level Prediction
The results of the SET propagation simulations and SEU
propagation modeling are applied to determine the effective
cross-sections of three test programs. The effective cross-sec-
tion for a given program is the product of the SET transitional
probabilities, the SEU transitional probabilities and the
cross-sections determined in the SET generation modeling.
Test Program #1 is a program that loads all the registers, writes
them out immediately, waits for approximately 240 clock cy-
cles, and repeats the process. Test Program #2 is similar, except
it loads all registers, waits for 240 clock cycles, and writes them
out. Test Program #3 is a functionality test program, similar to
the program used for verification of the processor design prior
to fabrication. Test Program #3 loads the registers, performs
an operation (e.g., ADD, XOR) on the register, and writes the
result to the output. All operations are exercised in this manner
in Test Program #3. Table VIII shows the average number of
sensitive bits per clock cycle for each program. In the table,
an access error is defined as an error on the address or data
lines during a memory access; a control error is an error on
the read or write control signals, and a program address error
is an error on the program address bus. Table IX shows the
contribution of the memory elements and logic elements to the
effective saturated access error cross-sections for Test Program
#1 and Test Program #2. The crossover point in the table is
the frequency at which the contribution due to logic elements
is equal to the contribution due to memory elements. This
crossover point is much greater than the operating frequency of
the device. The table shows that the effective cross-section due
to the logic elements is negligible at 625 kHz and 5 MHz.
IV. METHODOLOGY VALIDATION
The validation of this research consisted of both heavy-ion
testing and pulsed laser testing. The laser testing validates the
specific transitional probabilities. The heavy-ion testing vali-
dates the system-level predictions.
A. Laser Testing
The objective of the laser testing is to validate the predicted
transitional probabilities and . The laser provides the op-
portunity to inject an SET or SEU on a specific transistor within
the KDLX. Focusing the laser on a transistor of a logic gate al-
lows direct insertion into state S2. This provides for validation
of the two critical elements of : clock-edge effects modeling
and the probability of logic propagation. Similarly, focusing
the laser on a transistor within a flip-flop provides direct inser-
tion into state S3. This provides for validation of the instruc-
tion-based register-usage analysis used to predict .
The laser tests were performed at the Naval Research Labo-
ratory’s Pulsed-Laser Facility for SEEs Investigation [28]. The
laser source is a 590 nm wavelength pulsed dye laser. The laser
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Fig. 8. AND combinational-logic datapath.
TABLE VI
EFFECTIVE CROSS-SECTION OF AND DATAPATH
TABLE VII
CRITICAL BITS AND CLOCK CYCLE FOR ADD RD, RS1, RS2
TABLE VIII
AVERAGE NUMBER OF SENSITIVE BITS PER CLOCK CYCLE
TABLE IX
COMPARISON OF MEMORY ELEMENT AND LOGIC ELEMENT SATURATED
ACCESS ERROR CROSS-SECTIONS.
pulses are nominally 1 picosecond in length. Two pulse repeti-
tion frequencies were used: 100 Hz and 1 KHz. Optics between
the laser source and the device-under-test focus the beam to a
spot size of approximately 1.5 [29]. This allows the tar-
geting of a single transistor.
1) Laser Test #1: The purpose of Test #1 is to validate the
logic propagation modeling. Specifically, it validates the mod-
eling of logic propagation for the Mux2 standard-cell multi-
plexer. Table III defines this probability as being “Instruction-
Dependent.” This is a critical concept in the determination of the
effective cross-section of a logic path; it says that logic elements
that are not in the logic path do not contribute to the effective
cross-section. To validate this, the functionality test program,
Test Program #3, was executed with the laser beam focused
on the combinational-logic elements of the ALU_Logic_Slice
module. This module performs the logic operations of the arith-
metic logic unit (ALU). Fig. 9 shows its schematic. The shaded
circles show the targeted regions. The module consists of an AND
gate, an OR gate, an XOR gate, and three multiplexers that deter-
mine the output. For logical AND instructions, and
, steering the output of the AND gate to the output of
the module. Similarly, for logical-OR instructions, and
, steering the output of the OR gate to output of the
module. The output of the XOR gate is steered to the module
output with and for exclusive-or instruc-
tions.
For Test Run #1, the beam was focused on the output of the
AND gate. Ten errors were observed at the output: six occurred
during the ANDI instruction execution, and four occurred during
the execution of the AND instruction. None occurred during the
logical-or (OR, ORI) or the exclusive-or (XOR, XORI) instructions
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Fig. 9. Laser test #1 targeted regions.
during Test Run #1. In Test Run #2, the beam was focused on the
output of the OR gate. Errors occurred only during the execution
of the logical-or instructions. Similarly, Test Run #3 focused
the beam on the output of the XOR gate. Errors occurred only
during the execution of the exclusive-or instructions. The results
of these three test runs are summarized in Table X. These results
validate the premise that the combinational-logic elements that
are not in an instruction’s data path do not contribute to the
effective cross-section for that instruction.
2) Laser Test #2: The purpose of Test #2 is to validate
the clock-edge effects modeling. Specifically, the relation-
ships among the clock frequency, SET pulsewidth, and the
probability that an SET is latched ( ) are validated. This
was accomplished by injecting an SET on a transistor in the
Full_Adder module of the ALU. In the first group of tests, the
output energy detector voltage was 14 mV. In the second group,
the laser energy was decreased; the output energy detector
voltage was 8 mV. This resulted in a reduced length SET pulse.
For each group of tests, the KDLX executed Test Program #2
at four clock frequencies: 625 kHz, 1.25 MHz, 2.5 MHz, and 5
MHz. Table XI shows the results of these tests. Fig. 10 shows
a plot of the number of upsets versus the clock frequency. The
linear relationship between the clock frequency and the number
of upsets is clearly evident, particularly at the higher energy
(where the statistics are better). This validates the predicted
linear relationship between clock frequency and .
Validation of the absolute quantitative relationship between
the length of the SET pulse and requires an accurate mea-
surement of the SET pulsewidth at the injection node. Unfortu-
nately, this is not possible with the KDLX chip. This is because
the SET must propagate through multiple logic gates prior to
reaching the output; it is shaped and attenuated during this prop-
agation and thus cannot be accurately measured. However, it is
clear from the data that for a given clock rate, a longer SET pulse
results in a larger .
3) Laser Test #3: The purpose of Test #3 is to validate
the predicted transitional probability . Validation requires
injecting an SEU into a register and observing the resulting
number of output errors as a function of the program. To accom-
plish this, the laser beam was focused on the least-significant
bit of register R1. This transistor is sensitive only when the
clock is high, so the probability of a laser pulse directly causing
an SEU is 0.5 (i.e., ). The pulse repetition frequency of
TABLE X
LASER TEST #1 RESULTS
the laser was set at 1 KHz, and Test Program #1 was executed.
Each test run lasted two minutes, causing an estimated 60,000
SEUs. This was repeated for Test Program 2, but the laser
pulse repetition frequency needed to be reduced to 100 Hz
because the test system could not keep up with the error rate.
This resulted in an estimated 6000 SEUs. Table XII shows the
test results. The measured transitional probability for Test
Program 1 was 0.003 97. This shows very good agreement with
the predicted : 0.003 91. For Test Program 2 the measured
was 0.931. This also shows good agreement with the predicted
: 0.922. These results validate the modeling approach for the
transitional probability .
B. Heavy-Ion Testing Results
The heavy-ion testing provides a measure of the device cross-
section as a function of LET. Specifically, this testing validates
the combined and transitional probabilities, because the
cross-section due to logic elements is insignificant at the oper-
ating frequency of the device as shown in Table IX. By executing
the three different test programs used for the system predictions,
the program-dependent cross-sections can be validated.
The heavy-ion tests were performed at the Texas A & M Uni-
versity Cyclotron Institute Radiation Effects Facility. Fig. 11
shows a comparison between the predicted access-error cross-
sections and the measured access-error cross-sections from the
heavy-ion testing. The predicted cross-sections track the mea-
sured values well, especially at the higher LETs. At the lower
LETs the predicted cross-section overestimates the measured re-
sults. This may be due to the first order estimation of collection
volume used in this work. Specifically, the collection volume
was assumed to be constant over all LETs, with no diffusion
length component. The presented data in Fig. 11 fits well at
higher LETs without diffusion length consideration. This would
suggest that the diffusion length may not be critical. The under-
estimation of the low LET data may be related to other factors
such as the assumption of the shape of the collection volume.
Further study with 3-D modeling tools may provide informa-
tion on better assumptions for this technology. Additionally,
using a model that varies the SET pulse shape as a function of
LET could also improve the prediction of upset cross sections
at lower LETs.
V. REAL-WORLD MODEL APPLICATION
Prior to real-world application of this model, the user must
have an understanding of its limitations and strengths. The most
significant limitation of this model is its poor prediction of ef-
fective device cross-section at low LETs. This is significant
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TABLE XI
LASER TEST #2 RESULTS
Fig. 10. Laser test #2 results.
TABLE XII
LASER TEST #3 RESULTS
Fig. 11. Measured and predicted access-error cross-section versus LET.
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because the natural cosmic ray environment is dominated by
lower-LET ions, thus the predicted upset rate will also be dom-
inated by the lower-LET ions (assuming the LET threshold of
the device elements is low). Thus, this model will not provide
a good prediction of the absolute upset rate on-orbit. Addition-
ally, the accuracy of this model is limited by how accurately the
transistor characteristics of the device are known.
The strength of this model is its ability to provide a good
prediction of the relative effective cross-sections of a complex
device for its various operating modes. This strength is clearly
demonstrated in the heavy-ion testing results. Additionally, this
model could be used to determine the effective cross-section in
a standard-cell design when the cross-sections for the standard
cells are known.
VI. CONCLUSION
The modeling and simulations documented were used to pre-
dict the transitional probabilities of the SEE State-Transition
Model. These probabilities were combined to predict the test-
program-dependent effective cross-section of the KDLX pro-
cessor. The results of the laser testing validate the modeling of
the transitional probabilities and . The results from the
heavy-ion testing show very good agreement between the pre-
dicted and measured system-level cross-sections at high LETs.
This validates the system-level modeling approach described in
this paper. Additional research that focuses on modeling the col-
lection volume at lower LETs may improve the overall predic-
tion accuracy of the model.
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